

<b>Notice of References Cited</b>		Application/Control No. 09/764,810	Applicant(s)/Patent Under Reexamination MENDELSON ET AL.	
		Examiner Hong C Kim	Art Unit 2186	Page 1 of 3

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,453,411	09-2002	Hsu et al.	712/237
	B	US-6,418,530	07-2002	Hsu et al.	712/237
	C	US-2002/0066081	05-2002	Duesterwald et al.	717/128
	D	US-6,397,296	05-2002	Werner, Tony L.	711/122
	E	US-6,351,844	02-2002	Bala, Vasanth	717/128
	F	US-6,332,189	12-2001	Baweja et al.	712/238
	G	US-6,295,644	09-2001	Hsu et al.	717/158
	H	US-6,237,065	05-2001	Banerjia et al.	711/133
	I	US-6,216,206	04-2001	Peled et al.	711/133
	J	US-6,205,545	03-2001	Shah et al.	712/237
	K	US-6,170,038	01-2001	Krick et al.	711/125
	L	US-6,167,536	12-2000	Mann, Daniel Peter	714/45
	M	US-6,076,144	06-2000	Peled et al.	711/125

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Jim Handy, "The Cache Memory Book", 1993, Academic Press, pp 37-107
	V	Sato, T., Evaluating trace cache on moderate-scale processors, Computers and Digital Techniques, IEE Proceedings-, Volume: 147 Issue: 6 , Nov. 2000, Page(s): 369 -374
	W	Rakvic, R.; Black, B.; Shen, J.P., Completion time multiple branch prediction for enhancing trace cache performance, Computer Architecture, 2000. Proceedings of the 27th International Symposium on , 2000, Page(s): 47 -58
	X	Patel, S.J.; Friendly, D.H.; Patt, Y.N., Evaluation of design options for the trace cache fetch mechanism, Computers, IEEE Transactions on , Volume: 48 Issue: 2 , Feb. 1999, Page(s): 193 -204

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>		Application/Control No.	Applicant(s)/Patent Under Reexamination MENDELSON ET AL.	
		Examiner Hong C Kim	Art Unit 2186	Page 2 of 3

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,052,700	04-2000	Eckard et al.	708/112
	B	US-6,018,786	01-2000	Krick et al.	711/4
	C	US-6,018,763	01-2000	Hughes et al.	709/213
	D	US-6,009,270	12-1999	Mann, Daniel	717/128
	E	US-5,999,721	12-1999	Colglazier, Daniel James	703/20
	F	US-5,862,371	01-1999	Levine et al.	712/228
	G	US-5,446,876	08-1995	Levine et al.	714/47
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*	V	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Rotenberg, E.; Bennett, S.; Smith, J.E., A trace cache microarchitecture and evaluation, Computers, IEEE Transactions on , Volume: 48 Issue: 2 , Feb. 1999, Page(s): 111 -120
	V	Howard, D.L.; Lipasti, M.H., The effect of program optimization on trace cache efficiency, Parallel Architectures and Compilation Techniques, 1999. Proceedings. 1999 International Conference on, 1999, Page(s): 256 -261
	W	Black, B.; Rychlik, B.; Shen, J.P., The block-based trace cache, Computer Architecture, 1999. Proceedings of the 26th International Symposium on , 1999, Page(s): 196 -207
	X	Patel, S.J.; Evers, M.; Patt, Y.N., Improving trace cache effectiveness with branch promotion and trace packing, Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on, 1998, Page(s): 262-271

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

**Notice of References Cited**

Application/Control No.

09/764,810

Applicant(s)/Patent Under

Reexamination

MENDELSON ET AL.

Examiner

Hong C Kim

Art Unit

2186

Page 3 of 3

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Friendly, D.H.; Patel, S.J.; Patt, Y.N., Putting the fill unit to work: dynamic optimizations for trace cache microprocessors, Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on , 1998, Page(s): 173-181.
	V	Friendly, D.H.; Sanjay Jeram Patel; Patt, Y.N., Alternative fetch and issue policies for the trace cache fetch mechanism, Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE/ACM International Symposium on , 1997, Page(s): 24-33
	W	Rotenberg, E.; Bennett, S.; Smith, J.E., Trace cache: a low latency approach to high bandwidth instruction fetching, Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM International Symposium on , 1996, Page(s) 24-34
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
 Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.